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Abstracl ~ln self. lestable cin:uilS additional hardware is in · 
corporated for generating tfst patterns and eva luating Its t reo 
sponses. In thi s pa~r a built ·olT test , Irategy is presenled which 
mo'es the additiona l hllrdwarf to a programmable extra chip. 
This is II low-<:ust tes t strategy in Ih rH .. 'ays: " the use or 
random patterns eliminales Ihe expensi"e lest pattem computa· 
tion; 2) a microcomputer ~od an ASIC I"f plact Ihe e.~pe nsln 
automatic lest equipmenl; and 3) the dn ign fur tes tability 
o~erheads An> minim b:ed. The preseoted ASIC generlltes ran · 
dom plIltems, applies them tu a ciR"uit under lest, a nd e.'a tuAtes 
the test n>s ponses by signature ana lysis. II contains a hard .... are 
Slructun> Ihal Can produce _ighled random pallerns corn>· 
spclndinll 10 mulliple programmabte dis lribulions. These pal · 
lerns gh·e II high rault co.·erage and allow short test lengths. A 
wide ra nge of ciR"uilS can lie tesled as the only l't<Iuirement is II 
scan palh and no other les. struCIun>S ha.·e 10 Ix- buill in. 
Index Ttnll.\"~ Built -01T lest, low·cosl lest , multiple ... eiltht,. 
randum Its l , lest etjuipnlenl. 
I. INTRODU('TION 
CONVENTI ONAL lest stratt:gies u5ing dl:1erministk test pattern generation and automatic test equip· 
ment cause high costs and lead to severe problems, partie' 
ularly fo r AS IC's with moderate production volumes. As 
an alternative, random pattern testing is altraetive, since 
the computationally imensive automatic test pattern gen· 
e rat ion is eliminatcd and pseudorandom pattern genera-
tors can be built with a small amount of hardware. 
The basic te~t configuration is shown in Fig. I. A 
pattern generator (PO) produces bit patterns that arc 
applied to the primary inputs of the circuit under test 
(CUT). The responses at the primary outputs of the CUT 
are fed to a test responSC compressor (TRC). c.g., a 
signature register. A cOntrol unit clocks the PO and the 
TRC and COntrols the CUT (reset, clock. etc.). 
When sequential ci rcuits are 1ested using this basic 
<'"Onfigurat ion, the test length may become very large, 
since a random pattern sequence to ta ke the CUT to a 
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Fi, . 2. Tesc confi,uralion for a sequential CUT. 
given state can increase at a greater than e~poncntial rate 
with the number of nip·flops of the CUT [19). In order to 
avoid this, sequential ci rcuits arc usually provided with a 
scan path . In the test mode the circuit is partitioned into 
a combinational logic part and a set of storage elements 
configured a shift register chain. The test configuration 
must be modified (Fig. 2) since additional pattern~ are 
loaded seri ll lly into the sean path, :Ind the output of the 
scan path is eval uated. too. 
The tasks of pattern generation, respon~ comprcs-~ion , 
and test control can be performed by automatic test 
equipment. which must be ahle to apply a large set of test 
patterns at high speed. High·speed testing is required for 
economical reasons in order to shon en the test time, and 
for technical reasons in order to obtain a certain product 
quality as some fau lts arc not detectable otherwise. Usu· 
ally the test patterns are precomputed and stored in a fast 
buffer. 
Empirical sludies have shown that !he size of determin-
istic test sets increases in the order of the circuit complex-
ity. but since a pallern is shifted into the scan path 
serially the testing time grov.'S quadratically [71. Moreover. 
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these large test ~clS cannot entirely be stored in the 
buffer; they mUM be divided into several blocks and 
downloaded from some backup storage. Downloading re-
quires a time which exceeds the duration of applying the 
patterns 10 the CUT by orders of magni tude. If randomly 
chosen bit pallems are applied 10 the inputs of the circuit 
under test, they can easily be generated on-line during the 
test execution, and only a small amount of data is re-
quired to define the entire test. 
In [15J deterministic tests and random pattern tests arc 
compared. Empirical results on a large number of LSSD 
logic chips of varying size give a rangc of about 10 to 50 
limes more weighted random pallerns than deterministic 
patterns. But the larger number of random patterns can 
be applied by external test equipment in less time than a 
deterministic set, as no downloading is required. In addi-
tion, Ihe increase in the number of pallerns (test length) 
improves the abili ty to detect nonmodeled faults (e.g .. 
shorts, delay and transition fa ults). 
The automatic test equipment can be avoided if the 
PO's, the TRC, and the test control unit are implemented 
on the chip itself (built-in self- test) or moved to an extra 
chip (built-off test). An extra chip is of len more advanta-
geous, as Ihe design effort and the silicon arca for II 
built-in self-test are saved. Except for a scan path, no 
other test featu res nced to be intcgralcd into the CUT_ 
Such an approach for extcrnal random pattern gcnera-
tion was reported in (I] and [61. A higher fault coverage is 
allainable if weighted pat1ern~ are used \181. In [15J a 
complex system for wcightcd random pattcrn testing is 
described for the production test of LSSD logic chips at 
IBM. In this paper a single chip for a buil t-ofr test is 
presented that generates weighted random paflcrns cor-
rCSJXlnding to multiple dist ributions, performs sigmlture 
analysis, ,md controls the whole process. The central 
paramcters are programmable in order to adapt them to a 
wide fllnge of CUT's. This makes the designcd chip a key 
clement in building 10w·cost test equipment_ Currently 
the prcsented test system is intcndcd to be used for 
testing chips of multiehip projects designed by students. 
This paper is an extcnsion of 1131. Seclion J 1 describes 
the characteristic features of a random pattern test using 
multiple distributions and its advantages for a built·off 
test_ In Section III ,I weighted random pallern gcnerator 
ili presented thai can Ix: programmed for multiple distri-
butions. The test eonfiguralion and Ihe chip design are 
described in Section IV. Section V demonstrates the 
application of the chip. Finally, Scction VI concludes with 
a short summary. 
II. RA.\lr)()~ PA1-'HtN TEST CORRI'_'II'ON DI NG TO 
M Ul.TlPl.£ D'STR'UU1"IONS 
Deterministic tcst pllltems afe computed in order to 
detect the faults of a certain fault model. A lest pallern 
for a fault must result in a response at the primary 
outputs that differs from the fault-free case. This way of 
test generation requires a large amount of computation. 
the deterministic test ~et must be stored, and complex 
equipment is needed to execule the test at a sufficiently 
high speed. A random test dispenses with the time-con-
suming test pattern computation. 
In the following only combinational circuits and sc· 
quential circuits with a complete scan path arc consid-
ered. The eXlension to more general sequential circuits 
can be found in [19J. Let J,~ (i l ,' . -, i ~l be the primary 
inputs of a circuit S, and let F be the set of faulls of S. A 
tuple B '- (bl .... ,b.) of Boolean random variables is as-
signed to Ihe primary inputs I . A Boolean random vari-
able b, gets the value ONE wilh probability Xi ,. PCb,) e 
[0, I] and tbe value ~F.:RO with probability 1- x,_ The 
Boolean rllndom variables b
" 
- ·.b. arc independent, if 
'rJ) c {J. ·· · , IIJ "(f1 /" lbj ) - n , £ lX, holds. The tuple X 
,- (Xl'··· ' X. ) E [0, II" of real numbers (inplIl probobili-
ties) uniquely determines the tuple 13 ",. (h ,,·· ·.b") of 
independent Boolean random variables and defines a 
d i~tribulion of the random patterns at the primary inputs. 
The v.llue of each node u of the ci rcuit i~ a Boolean 
function of the valu~s at the primary inputs. So the 
prob;lbility that the node v takes the value ONE (signal 
IJTobobilily) is r..'omplclely determined by the tuple X. Let 
H/) be the complete sct of pallerns that detects the fault 
f. Then f1lX) ,. P(B E T(j) is the probability th:1I a 
randomly chosen paltern B detects the fault f (fault 
detection probability). For an arbitrary tuple X where 
0 < x, < I for i - I, '" ,1/, each nonredundant fault / E F 
can be detected, hence all the detection probabilities 
p, ().') arc positive. For X - (0.5.' _. ,0.5) all input pat-
terns arc equally likely and appeH with prohability 
1/2". In this case the fault detection probability is 
P, W.5, _· ·,O.5) - IT(j)1;2". If a fault has only few test 
pallerns, it results in a very small detection probability. 
The probability thai a fault / is detected by at least onc 
pattern is 1- (1 - plX»"'; the expected detect ion of a 
fault in a faulty circuit by a set of N input pallems (fault 
cOL'tmge) is (sec [IOJ) 
<I) 
The probability P(N, X) that each fault f E F is detected 
by N random patterns is estimated by the formula 
The formula holds exactly if it is assumed that the delee-
tion of some faults by N patterns fonns completely inde-
pendent events. But even without this assumption it gives 
a very precise estimation 1181-
Equations (I) and (2) show the interdependence be-
tween the test length N on the one side and the fault 
coverage and the probability of detecting all faults on the 
other side. Both PC(N, X) and peN, X) increase Slrietly 
monotonically with the test lenglh N. In order to obtain a 
predetermined test Quality in terms of certain values of 
FClN, X) or I'{N, X), the lest length chosen must be 
''"' 
sufficienlly large. Reference (16] gives an efficient proce-
dure to determine the test length for a given value C < I 
(confidenu) of the probability P( N, X). 
Only the few faults F ' c F with lowest detection proba-
bility have impact on the required test length. In the 
worst case all fau lts of F' have the same minimal detec-
tion probability p( X). Then (2) leads to 
I N( X )- n [ ' _(I _ p( X )N [ 
/ fii. r 
[ HI " - 1- (I - p(X)) . (3) 
and the necessary number N of random patterns to reach 
a given probability P( N , X) '" c, C", I, can be estimated 
by 
1 .. ""(,,I ' -,'1)'-.-,,',," ,,( I_--=C:..c) N· - p(X) . (4) 
The lest length increases linearly with the reciprocal of 
the minimal raul! delection probabi lity. As a conse-
quence, the test length for equally distributed input prob-
abilities (X - (O.5,···,O.S» may grow exponentially with 
the number of the primary outputs. 
To reduce the test length, two approaches arc known. 
One lIpproach modifics th e: structure: of the C UT and 
inse rts additional gates and multiplexers in order 10 im· 
prove the controllability and obsew.lbility of cri tical parts 
of Ihe cm (e.g .. [51.I12D. Bul Ihis docs not conform to 
the intention of a built-off test. since illeads 10 additional 
hardware COSIS for Ihe CUT. The other approach is 10 
modify the random pll lle rns. By changing the input prob-
abilities X i' the detection probabilities of the fault s with 
lowest de tection probabilit ies ca n be increased. This re· 
duces the test le nglh for :I given confidence correspond· 
ing to (4). The input probabilities x,. also called weights. 
are optimized such Ihal the fault coverage o r the proba· 
hility of detecting all fault s reaches a specified vlllue with 
a minimum number of ..... eighted random pallerns. This 
can reduce test lengths by o rden of magnitudc. To test 
the ISCAS'S5 benchmark circuit c880. for example, only 
660 optimized random pllttcrns arc rCQuired TlI thcr than 
37000 patterns wi thout optimization [4J, [8]. 
Some circuits are resistant to this kind of optimization, 
whcn only onc d istribution (one tuple of weights) is used. 
Improving the faul t detection probabilitics in some parts 
o f these drcuilS requires weights that change the faul! 
de tection probabilties in other paris for the .... ·orse and 
vicc versa. Fig. 3 gives an example. When an allempt is 
made to optimize the weights fOT this ci rcuit. the ANO)2 
favors weights near 1. and the o R32 favors weights ncar O. 
For the combination of an /\NoJ2 and lin oR32. no bCller 
single tuple of weights exis ts than X - (0.5,· . ·,0.5). This 
would require II test length of N '" 4.8. 10 111 10 get a 
confidence of C .. 0.999. Thc problem is solved by first 
applying 600 palle rns with input probabilities .r l " . . . -
x ll -
ll /ff5 a nd then 600 patterns with input probabili· 
ties Xl:· - Xn '" l- J~/ff5. This way the confidence 
C .. 0.999 is obtaincd with N .. 1200 random patterns. 
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Fi~. J . Circuil Ih~L b rool random le$labte u,;nl one dislribulion . 
Multip le tuples of wcights X I •.. ' . X · can shorte n the 
test length in all cases. Then the probability " (N , X ) to 
detect all faults of f ' is given by 
, 
N .- r. N,. 
,. , 
(5) 
Here a number k. k tuplesofwcights X"- (x : , ··· ,x~), 
and k numbers N" i .. I. ···, k , must be found such that 
I'( N , X) exceeds a given confidence value C and N is 
minimal. T he test configuration presented in the foliow· 
ing sections uscs weighted random patterns correspond· 
ing to multiple distributions. 
Methods to optimize the weights for a given CUT lire 
reported in IlOj, [II). [ 15J. [ 161. and [18J. Probabilistic 
testability analysis provides means to develop an objective 
function for the optimization procedure. A fauh<overage 
estimate based on controllability and observability mea-
sures or the probability that all faults aTe de tected can be 
used. Fo rmula (2) is transformed into 
In(l .... (X )). - L (l - P/ (X )( ", - L e NPJ(XI 
/_ J. / C J 
(6) 
using some well·known approximations. A tuple X E [0. If 
is ca lled o pt imal. if the objective function 
Ii~ ( X) ''"' L e -NP,," X) 
/ @F 
(7) 
is minimum. Obviously this corresponds to the fact that 
the probability o f de tecting all faults by N patterns is 
maximum. The objective function (7) is strict ly oonvex 
with respect to a singlc variable. The first partial deriva· 
tive of (7) can be computed explici tly, and the optimal 
value for x,. resulting in il8,t(X )/ ilx , - O. can be found 
by the bisection method. Applying this procedure to the 
variabh:s .r I" x 2'· ..• X ~ iteratively, an optimal single tuple 
X is dete rmined. 
For multiple dist ributions the set o f faults F is parti · 
tioned into k subsets FI U F! U . . . U f t .. F, and fo r 
each subset fi an optimal tuple X' of weights is com· 
puted . First, the set F is split into Iwosubscts F. U Fz _ F. 
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Fig. 4. Line .. feedback shih regi~ler in modular f()rm . 
such that 
.s,O(Xl) + .s.~(X1) :_ L e- NI'/I X , 1 
J .. f ', 
+ r: e- NI'}IX,,<.s,,(X) (8) 
f E F, 
is minimum for optimal tuples X. Xl. and X 2. The 
subsets F, and Fz are constructed by enumerating the 
faults; a gradient optimization technique is used to decide 
whether 10 take a f<Jult to FI or to F2• This procedure is 
iteratively applied to the subsets that require the largest 
test sets. unlit the leSI length is sufficiently small. 
Il l. RANDOM PAlTERN GE!'I:ERATION 
A. Gellerarioll of Weiglued P;K:udorandom Pal/ems 
The often used term '"random" pattern is somewhal 
misleading as the patterns arc not truly ra ndom patterns 
bul algorithmically generated pseudoralldom patterns. 
Pseudorandom pallerns arc reproducible. So the correct 
reSponse of the circuit. the correct signature, and the 
fault coverage can be computcd by simulation. The for-
mulas of Section II, although developed for truly random 
patterns, give precise estimations (or pseudorandom pat-
terns. too, and the same optimization procedures can bc 
applied [181. Pseudorandom pattcrns never increase the 
test length. 
Equally distributed pseudorandom patterns can be gen-
erated using a linear feedback shift register (LFSR) over 
the field Gf"(Z) as shown in Fig. 4. If the characteristic 
polynomial r(x) - x ' +rk _ lx· - I+ ... +r1x + l, riE 
(O. I) for i - I. " ·.k - I. is primitive. the state transition 
diagram of the LFSR comprises a cycle of length Zk_1 
and a cycle of length I, i.c., the aU-zEllo state. When the 
LFSR is started in a Slate differenl from the all-ZERo 
state, it produces bit sequences of period Z* - I at all its 
slages. Thesc bit sequences are pseudorandom sequences 
a~ thcy have featu res very similar to truly random se-
quences [8J, [20J. ZERO and ONE have almost the same 
frequency. Within one period of length Zk - I there are 
2 ' 1_ / ZERO'S and 2k - 1 ONE'S. A sequence of i times a 
ZERO (ONE) immediately followed by another is called a 
ZERO run (Or-E run) of length i . In Ihe produced bit 
sequence. I/Z' of the ZERO runs and I / Z; of the ONE 
runs have the length i. Furthermore. the autocorrelation 
is as small as possible. 
For a weightcd random test. random bit sequences with 
weights different from 0.5 are required. To this Ilurpose 
the bits of several independent random bit sequences of 
weight 0.5 arc combined by a Boolean function 1 (Fig. 5). 
The number of min terms of the function 1 determines 
"fi : fllnaoon 0 , ' . 
Fill. 5. Generation of. weighted r~ndom bit s.eqUCIICC. 
the probability of a ONE in the output bit scquence. The 
output scquence is also a random scquenee. 
For generating weights with a quantization of 1/8, the 
following seven Boolean functions can be used: 
fl ". 0ta~oJ 
f 2= a Z(Jl 
fJ ~ 01 + alal 
f. - a J 
fs-~ - tJ, + ala] 
16 - !; - a!tJJ 
17 - 7. " 01(J1 0 J ' 
As each function f" I '"' I,' . ',1, has i minterms. it pro-
duces a pseudorandom bit sequence of weight i /8. 
In recent years, several hardware structures have been 
proposed th:.t generate weighted pseudorandom patterns 
[3J, [IIJ. [lSI, 1171. All of them are based on an LFSR with 
a primitive feedback polynomial. The LFSR is tapped at 
some stages and the pseudorandom bit st reams at these 
stages arc combined using Boolean funclions and multi-
plexers to get the desired weights. The approaches differ 
in the selection of the tap positions and in the way the bit 
streams are combined. But none of them allows pro--
grammable distributions integrated on a single chip. 
8. Tlte Elft"C1 01 QU(Jlllizalio,r 
The computed optimized weights x; for a given CUT 
arc real numbers out of [0, J}. As only the subset of 
weights is used that can easily be implemented by Boo!can 
functions as shown in Fig. S, the reali~ed input probabili-
ties differ from the computed values and the tes t length is 
influenced. 
Let X be a tuple of weights and p,(Xlxi - a) the 
probability of detecting the fault f under the condi-
tion of x, - a for a fixed value a E {O.I). Applying the 
Shannon expansion to the fa ult detection probability 
J}, (X) gives 
Pf ( X) - p, { Xix, - 0) 
- X;"!p, (X lx;- O)-p, (Xlxr- i)]. (9) 
p, ( X) depends lin:arly on the input probability x,. For a 
tuple of weights X ,., (x I" • " x ;_ !. XI + ax/> x r~ I" . '. x~) 
with a quanti~ation error ~x, fo r the weight x;, the fau lt 
detection probability is 
Pf { X) - pt< X) - .1.x,.· [p, ( Xix ; - 0)- p,( Xix ; - 1)\ 
( 10) 
"'''' 
Fii. 6. Test oonfi&uralion ming TE .. '>lClllr. 
and using (4) the les t length necessary 10 get the same 
probability of dctccting all the faults of F is 
N(X)"'N(X).pA~) 
p,( X) 
(II) 
A small quantization error Jlx 1 docs not significanl-
ly change the test length as the factor (p/Xlx/- O) -
p,(X lx,. - J))/ p, (X) is small. This allows the weights 
10 be restricted 10 a small SCI of values, e.g .. 
(Jj8.2/8,···,7/8). A procedure to optimize the input 
probabilities using only a limited sct of different weights 
is described in [20]. 
IV. AROlrr"ECfURE oFTEST CH IP 
For a complete built-orr lest, patterns must be gener-
ated and applied 10 the CUT, the test responses must be 
collected and compressed. and the CUT must be oon-
trolled during the whole test execution. All these func-
tions aTC integrated in an ASIC called TESTCHlP. Fig. 6 
shows the leSt configuration. Instead of expensive test 
equipment, only low-cost hardware is used. At one end 
TESTCHI P is coupled with a personal computer (PC) or 
another microcomputer that supplies the user interface, 
ini tialiles the test execution, and evaluates the results. On 
the other end it is connected to the CUT that is provided 
with a scan path (SOl : serial data in, SDO: serial data 
out). TESTCHiP generates patterns for the primary in-
puts (PI's) and the scan path of the CUT. II controls the 
test execution by means of a clock signal and a mode 
control signal (test mode or normal mode). Finally. 
TESTCH lP compresses the test responses from the pri-
mary outputs (PO's) and the scan path of the CUT. 
A. Programmil/g WeightS for Pal/em Gel/eralioll 
As a built-off lest using weighted random patterns is 
not intended for just one specific CUT, a hardware pat-
tern generator is required where the weights xi for all the 
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genemlOf . 
inputs ii' j .. I, ' . " II , and for all the tuples of weights X', 
i ~ I,' ",k., can be programmed independently. 
Fig. 7 shows the structure of the pattern generator. The 
modular LFS R with a primitive feedback polynomial forms 
the base. Its length is chosen sueh that the state sequence 
does not repeat during the whole test execution. It is 
tapped at three maximally spaced stages. There arc sev· 
eral feedback connections between the tap positions. So 
the three produced pseudorandom bit sequences at the 
outputs ilfe practically independent. To produce bit se-
quences with weights different from 0.5, these equally 
distributcd sequcnces arc combined using the Boolean 
functions / l! " "/7' 
The weights are coded by 3-b words and Mored in the 
RAM. When patterns of width II are generated for k 
distributions, the KAM must contain I!·k 3-b words. The 
RAM is d ivided into separa te sections, one for each 
dist ribution. The n weights of a distribution arc stored in 
subsequent cells of the same section. The counter fo r thc 
lower part of the address cycles through the addresses of 
a section. Each of these addresses corresponds to a bit 
position within the generatcd pallnn and selects the 
weight programmed for this bit position. By means of the 
multiplexer this weight choo.~es one bit from the appropri· 
ate weighted bit stream. The Lf SR and the counter are 
clocked sim ultaneously, With every clock pulse a weighted 
random bit is produced, and a new pallern is composed 
serially bit by bit. This requires much less hardware Ihan 
generating parallel patterns simultaneously. Ntcr suffi· 
cient panerns eorresjxmding 10 the currently used distri-
bution have been generated, the counter for the upper 
part of the address is incremented and switches to an-
other section of the RAM and thus to another tuple of 
weights. 
B. HIe Testing Procedure 
A more deWiled view of TESTCH IP is shown in f ig. 8. 
It contains two completcly separated paltcrn generators 
to guarantee that the pseudorandom test patterns pro-
duced for the primary inputs and the scan path of the 
CUT are statistically independent. The pattern produced 
serially by pallern generator 2 is immediately shifted into 
the scan path. The pattern from pattern generator I is 
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Fig. 8. Inl~rnal SlrUClure of TESTClIlP. 
first shifted into an internal shift register of TESTCH IP 
(exlernally extensible) and then applied in parallel to the 
primal)' inputs. Usually Ihe serial pattern generatior: does 
not increase the test execution time, since the sean path 
has to Dc loaded seria!ly anyway, and in most cases thl: 
number of scan path clemenls is larger than the number 
of the primal)' inpUls. 
When the two patterns have been applied, the CUT is 
switched to normal mode and docked once. This gives a 
test response in the storage elements of the scan path. At 
the same time the results of Ihc primary outputs are 
loaded into the internal shift registe r of TESTCHII' (the 
data for the primary inputs are not required any more al 
that timel. Aflerwards the CUT is swilched back to lest 
mode. The contents of the shift register and the scan path 
arc transferred to the two-input signature register, which 
compresses the test responses bit by bit. The imple-
mented signature register is based on an LFSR with a 
primitive feedback polynomial of degree 32. The probabil-
ity of aliasing (Le., a faulty circuil leads to the Slime 
signalUre as Ihe faulilc.<;s circuit and thus Ihe fault cannot 
be detected) is 2 -)2 for long test lengths 114]. Signature 
analysis and lest pattern generation arc performed simul-
taneously. 
C. Control Unit 
The control unit initialiles all parts of TESTCH II', 
supervises the loading of the weights into the RAM·s, and 
controls the test execution. All the parameters, instruc-
tions, and status information are kept in registers, accessi-
ble to the microcomputer via an asynchronous bus inter-
face. The control uilit contains three cascaded counters 
(Fig. 9). The bit COtJnter gives the bit position in the 
generated patterns and the test responses. Its contents 
are compared to the number of primary inputs (register 
I) and primary outputs (register 0), and the number of 
scan path clements (register S). The results of these 
comparisons are used to mask the clock for shifting the 
scan palh of the CUT and the clocks for the pattern 
generators and the signaturl: register. When the bit 
counter has reached the maximum of the values ill Ihe 
registers 1,0, and S, it is reset , the pattern counter is 
incremented, the mode control signal for the CUT is 
-.- " - -
Fi g. 9. Conlrot unit. 
Fig. 10. TESTCIIiP. 
switched to normal mode for one clock period, and then 
Ihe bit counter is started again. 
For each distribution the number of paHerns can hI: 
programmed independently. When the pattern counter 
reaches tha t value, the dist ribution counter is incre-
mented and the other two counters are restaffed. Eventu-
ally, whl:n the distribution counter indicate.~ an overflow, 
the whole process is SlOpped, and an interrupt signal for 
the connected microcomputer is aClivaled. Also a flag 
in the status information register is SCI that can be polled 
by the microcomputer. The test execution can be stopped 
at any time by sending an instruction to TESTCHIP. 
D. ImpiemelltUlioli 
TESTCHIP can be used for test circuits wilh up to 127 
primary inputs. 127 primary outputs, and 51] scan path 
clements. Weights for up to four distributions and test 
lengths from 1 to lOb arc programmable. If the require· 
ments of a CUT exceed these features, several 
TESTCHl p·s can be combined. The pattern generators 
and the signature analyzer can operate at a speed of 
2.107 b/ s. 
TESTCH IP has been implemented using the standard 
cell design system VENUS [9]. Samples of the CMOS 
chip, which contains about 64 000 transistors, completely 
satisfy the specifications. The chip photo (Fig. 10) shows 
the RAM's containing the weights for the scan path 
,~, lEEE JOURt"AL OF SOUD-STATE CI RCU ITS , VOL. 21>. NO. 7. JUI. V 1991 
TABLE [ 
Wn GIlTS FOil T .. , ' CUK\JIT ,1196 (UNIT>; OF 1/8 ) 
d i,lr;bUlion J di~lribul ion 2 distribution 3 dimibul ion 4 
test (e nilib (#panerns) 30145 49073 49073 25313 
,,'eigh ts for the 4,7.6,6.2.3.5. 1.5.6.7.4.1.7. 3.1.7.7,1.4,7. 3.6. 7. 7.3.3.~. 
primary inputs 4.6,5.4.7.-U 7.7.l.2,2.1.1 1.7,7. 2,6 .6.2 4.2,5.3.7.4.2 
"'eights for the .<Can 7,1.3 , 1.7.1,7. 1.1 . 1.7,7. 1,7. 1,),1.1.7.1.7. 1.7.7.1.7.1.7. 
path elements 7.7.7. 1.7. 1.1. 7,7,7.1.1,1.1. 1.1.1.1.1.1.1. 7.7, 4. 1. 1. 1.1. 
7.7.1.4 
elements and the primary inputs (lhe block in the middle 
of the lower half and the smaller block to the left of il). 
The large standard cell block above them is the control 
uni!. T he three smaller standard cell blocks contain the 
LFSR's fo r panern generation and signature analysis. 
V. ApPLICATION 
The low-cost test configuration of Fig. 6 can be used for 
the test of all circuits with a scan path. As an example we 
take the ISCAS'S9 benchmark circuit s ll% of [2J with 14 
primary inputs, 14 primary outputs. and a scan path of 18 
storage clements. The firs t step is to calculate the tuples 
of weights for the random panerns generated to test the 
circuit s 1196. T he result ing fou r tuples (using only weights 
1/8.2/8.···.7/8) a re listcd in Table I. Then the test 
lengths to get a desi red fault eovcrage of 99.9% arc 
estimated and the fault coverage is validated by fault 
simulation. In the last step the signature for thc fault-free 
circuit is determined. 
The parameter registers and the RAM's of TESTCHI P 
arc loaded with thc cha racteris tic data of the circuit 
s1196: number of primary inputs, primary outputs, and 
scan path elements. and the test lengths and wcights of 
Table I. Whereas all these preparations have been done 
on the PC, now TESTCHI P carries out the test. Thc test 
execution takes 0.3 s. Afterwards the signature register of 
TESTCHIP is read, and its contents are compared with 
the expected signature in order to decide whether the 
circuit under test is faulty or not. 
VI. CoNCLUSIONS 
A built-orr test strategy has been described that uses 
weighted random patterns corresponding to multiple dis-
tributions. The presented chip generales random pat-
te rns, compresses the test responses. and controls the 
circuit under test. It contains panern generators that 
allow multiple distributions with programmable weights. 
Thus it can be adapted to test a wide range of circuits 
with a scan path, and the test execution time is short. As 
no other modifications of the circuits are required. the 
des ign effort and silicon area for a built-in self-test are 
saved . 
Samples of this CMOS chip have bcen produced and 
tested. In a built-off lest configuration the ch ip can easily 
7.7.1.4 7, 1.1.7 7.1. 1. 6 
be connecled to a microcompute r and thus constitutes the 
key clement of low-cost test equipment. 
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